

Future of Nano CMOS Technology


IEEE EDS WIMNACT 32

February 10, 2012

**Hiroshi Iwai,
Tokyo Institute of Technology**

First Computer Eniac: made of huge number of vacuum tubes 1946
Big size, huge power, short life time filament



→ dreamed of replacing vacuum tube with solid-state device



Today's pocket PC
made of semiconductor
has much higher
performance with
extremely low power
consumption





Mechanism of MOSFET (Metal Oxide Semiconductor Field Effect Transistor)



0 bias for gate



Positive bias for gate

Surface Potential (Negative direction)



1960: First MOSFET
by D. Kahng and M. Atalla

Top View





Si/SiO₂ Interface is exceptionally good

1970,71: 1st generation of LSIs

1kbit DRAM Intel 1103

4bit MPU Intel 4004



2011

Most recent SD Card



Most Recent SD Card




128GB (Bite)
= 128G X 8bit = 1024Gbit
= 1.024T(Tera)bit

1T = 10^{12} = 1 Trillion

World Population : 6 Billion
Brain Cell : 10~100 Billion
Stars in Galaxy : 100 Billion

Most Recent SD Card





2.4cm X 3.2cm X 0.21cm

Volume: 1.6cm³ Weight: 2g

Voltage: 2.7 - 3.6V

Old Vacuum Tube:

5cm X 5cm X 10cm, 100g, 100W

1Tbit = 10k X 10k X 10k bit

Volume = 0.5km X 0.5km X 1km
= 0.25 km³ = 0.25X10¹²cm³

Weight = 0.1 kgX10¹² = 0.1X10⁹ton = 100 M ton

Power = 0.1kWX10¹²=50 TW

Supply Capability of Tokyo Electric Power Company: 55 BW ₉

So, progress of IC technology is most important for the power saving!

Downsizing of the components has been the driving force for circuit evolution




1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 μm	100 nm
10^{-1}m	10^{-2}m	10^{-3}m	10^{-5}m	10^{-7}m

In 100 years, the size reduced by one million times. There have been many devices from stone age.




We have never experienced such a tremendous reduction of devices in human history.

5 nm gate length CMOS

Is a Real Nano Device!!



Length of 18 Si atoms




H. Wakabayashi
et.al, NEC

IEDM, 2003


Question:

How far we can go
with downscaling?



0 bias for gate

Surface Potential (Negative direction)




@ $V_g=0V$,
Transistor cannot
be switched off

Prediction now!

Limitation for MOSFET operation

Tunneling
distance

3 nm



$L_g = \text{Sub-3 nm?}$

**Below this,
no one knows future!**

How far can we go for production?

Past

0.7 times per 3 years

In 40 years: 18 generations,
Size 1/300, Area 1/100,000

Now

1970年


10 μ m \rightarrow 8 μ m \rightarrow 6 μ m \rightarrow 4 μ m \rightarrow 3 μ m \rightarrow 2 μ m \rightarrow 1.2 μ m \rightarrow 0.8 μ m \rightarrow 0.5 μ m \rightarrow
0.35 μ m \rightarrow 0.25 μ m \rightarrow 180nm \rightarrow 130nm \rightarrow 90nm \rightarrow 65nm \rightarrow 45nm \rightarrow 32nm

Future

\rightarrow (28nm) \rightarrow 22nm \rightarrow 16nm \rightarrow 11.5 nm \rightarrow 8nm \rightarrow 5.5nm? \rightarrow 4nm? \rightarrow 2.9 nm?

- At least 4,5 generations to 8nm
- Hopefully 8 generations to 3nm

Subthreshold leakage current of MOSFET



Vth cannot be decreased anymore

Log scale Id plot

significant Ioff increase


Vth: 300mV → 100mV
Ioff increases with 3.3 decades

$$(300 - 100)\text{mV}/(60\text{mV/dec}) = 3.3 \text{ dec}$$


Subthreshold slope (SS)
 $= (\text{Ln}10)(kT/q)(C_{\text{ox}}+C_{\text{D}}+C_{\text{it}})/C_{\text{ox}}$
> ~ 60 mV/decade at RT

SS value:


Constant and does not become small with down-scaling




Subthreshold leakage current of MOSFET



The limit is deferent depending on application




Scaling Method: by R. Dennard in 1974



Wdep: Space Charge Region (or Depletion Region) Width

Wdep has to be suppressed
Otherwise, large leakage
between S and D




Potential in space charge region is high, and thus, electrons in source are attracted to the space charge region.

**K=0.7
for
example**

$$X, Y, Z : K, \quad V : K, \quad Na : 1/K$$


By the scaling, Wdep is suppressed in proportion, and thus, leakage can be suppressed.

→ Good scaled I-V characteristics



$$W_{dep} \propto \sqrt{V/Na}$$

: K



Down scaling is the most effective way of Power saving.

The down scaling of MOSFETs is still possible for another 10 years!

3 important technological items for DS.

New materials

1. Thinning of high-k beyond 0.5 nm
2. Metal S/D

New structures

3. Wire channel